WHAT IS CLAIMED IS:

1 1

- 1. For use in a router, a lookup circuit for translating
- 2 received addresses into destination addresses comprising:
- M pipelined memory circuits for storing a trie table capable
- 4 of translating a first received address into a first destination
- 5 address, wherein said M memory circuits are pipelined such that a
- 6 first portion of said first received address accesses an address
- 7 table in a first memory circuit and an output of said first memory
- 8 circuit accesses an address table in a second memory circuit.
- 1 2. The lookup circuit as set forth in Claim 1, wherein said
- 2 output of said first memory circuit comprises a first address
- 3 pointer that indexes a start of said address table in said second
- 4 memory circuit.
- 1 3. The lookup circuit as set forth in Claim 2, wherein said
- 2 first address pointer and a second portion of said first received
- 3 address access said address table in said second memory circuit.
- 1 4. The lookup circuit as set forth in Claim 3, wherein an
- 2 output of said second memory circuit accesses an address table in a
- 3 third memory circuit.

1 C 1

- 5. The lookup circuit as set forth in Claim 4, wherein said output of said second memory circuit comprises a second address pointer that indexes a start of said address table in said third memory circuit.
- 6. The lookup circuit as set forth in Claim 5, wherein said second address pointer and a third portion of said first received address access said address table in said third memory circuit.
- 7. The lookup circuit as set forth in Claim 6, wherein address pointers output from said M pipelined memory circuits are selectively applied to a final memory circuit storing a routing table, said routing table comprising a plurality of destination addresses associated with said received addresses.
- The lookup circuit as set forth in Claim 7, further 8. 1 comprising a memory interface capable of selectively applying to 2 said final memory circuit an address pointer associated with said 3 first received address and an address pointer associated with a 4 subsequently received address, such that said address pointer 5 associated with said first received address is applied to said 6 final memory circuit prior to said address pointer associated with 7 said subsequently received address. 8

- 1 9. The lookup circuit as set forth in Claim 8, wherein said
- 2 M pipelined memory circuits comprise static random access memory
- 3 (SRAM) circuits.

F T 2 R

- 1 10. The lookup circuit as set forth in Claim 9, wherein said
- 2 final memory circuit comprises a dynamic random access memory
- 3 (DRAM) circuit.

PATENT

ATTY. DOCKET NO. SAMS01-00269

- 1 11. A router for interconnecting N interfacing peripheral
- 2 devices, said router comprising:
- a switch fabric; and
- a plurality of routing nodes coupled to said switch fabric,
- 5 each of said routing nodes comprising:
- a plurality of physical medium device (PMD) modules
- 7 capable of transmitting data packets to and receiving data
- packets from selected ones of said N interfacing peripheral
- 9 devices;

.

- an input-output processing (IOP) module coupled to said
- 11 PMD modules and said switch fabric and capable of routing said
- data packets between said PMD modules and said switch fabric
- and between said PMD modules; and
- a lookup circuit associated with said IOP module for
- translating received addresses associated with said data
- packets into destination addresses, said lookup circuit
- comprising M pipelined memory circuits for storing a trie
- table capable of translating a first received address into a
- first destination address, wherein said M memory circuits are
- pipelined such that a first portion of said first received
- address accesses an address table in a first memory circuit

- and an output of said first memory circuit accesses an address table in a second memory circuit.
 - 1 12. The router as set forth in Claim 11, wherein said output
 - 2 of said first memory circuit comprises a first address pointer that
 - 3 indexes a start of said address table in said second memory
 - 4 circuit.

p t k k

- 1 13. The router as set forth in Claim 12, wherein said first
- 2 address pointer and a second portion of said first received address
- 3 access said address table in said second memory circuit.
- 1 14. The router as set forth in Claim 13, wherein an output of
- 2 said second memory circuit accesses an address table in a third
- 3 memory circuit.
- 1 15. The router as set forth in Claim 14, wherein said output
- 2 of said second memory circuit comprises a second address pointer
- 3 that indexes a start of said address table in said third memory
- 4 circuit.
- 1 16. The router as set forth in Claim 15, wherein said second
- 2 address pointer and a third portion of said first received address
- 3 access said address table in said third memory circuit.

9 1 L 4

- 1 17. The router as set forth in Claim 16, wherein address
- 2 pointers output from said M pipelined memory circuits are
- 3 selectively applied to a final memory circuit storing a routing
- 4 table, said routing table comprising a plurality of destination
- 5 addresses associated with said received addresses.
- 1 18. The router as set forth in Claim 17, further comprising a
- 2 memory interface capable of selectively applying to said final
- 3 memory circuit an address pointer associated with said first
- 4 received address and an address pointer associated with a
- 5 subsequently received address, such that said address pointer
- 6 associated with said first received address is applied to said
- 7 final memory circuit prior to said address pointer associated with
- 8 said subsequently received address.
- 1 19. The router as set forth in Claim 18, wherein said M
- 2 pipelined memory circuits comprise static random access memory
- 3 (SRAM) circuits.
- 1 20. The router as set forth in Claim 19, wherein said final
- 2 memory circuit comprises a dynamic random access memory (DRAM)
- 3 circuit.

. . 1

- 1 21. A method for translating a first received address into a
- 2 first destination address using M pipelined memory circuits that
- store a trie table, the method comprising the steps of:
- accessing an address table in a first memory circuit using a
- first portion of the first received address;
- outputting from the address table in the first memory circuit
- 7 a first address pointer that indexes a start of an address table in
- 8 a second memory circuit; and
- accessing the address table in the second memory circuit using
- 10 the first address pointer and a second portion of the first
- 11 received address.
- 1 22. The method as set forth in Claim 21 further comprising
- the steps of:
- outputting from address table in the second memory circuit a
- 4 second address pointer that indexes a start of an address table in
- 5 a third memory circuit; and
- 6 accessing the address table in the third memory circuit using
- 7 the second address pointer and a third portion of the first
- 8 received address.